Addressing the memory bottleneck in packet processing systems
dc.contributor.advisor | Vin, Harrick M. | en |
dc.creator | Mudigonda, Jayaram | en |
dc.date.accessioned | 2008-08-28T22:42:23Z | en |
dc.date.accessioned | 2017-05-11T22:17:07Z | |
dc.date.available | 2008-08-28T22:42:23Z | en |
dc.date.available | 2017-05-11T22:17:07Z | |
dc.date.issued | 2005 | en |
dc.description | text | en |
dc.description.department | Computer Sciences | en |
dc.format.medium | electronic | en |
dc.identifier | b61126135 | en |
dc.identifier.oclc | 71004382 | en |
dc.identifier.uri | http://hdl.handle.net/2152/2307 | en |
dc.language.iso | eng | en |
dc.rights | Copyright is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works. | en |
dc.subject.lcsh | Packet switching (Data transmission) | en |
dc.subject.lcsh | Computer network protocols | en |
dc.title | Addressing the memory bottleneck in packet processing systems | en |
dc.type.genre | Thesis | en |