Design and implementation of a frequency synthesizer for an IEEE 802.15.4/Zigbee transceiver

dc.contributorSanchez-Sinencio, Edgar
dc.contributorSilva-Martinez, Jose
dc.creatorSrinivasan, Rangakrishnan
dc.date.accessioned2007-09-17T19:37:16Z
dc.date.accessioned2017-04-07T19:53:29Z
dc.date.available2007-09-17T19:37:16Z
dc.date.available2017-04-07T19:53:29Z
dc.date.created2003-05
dc.date.issued2007-09-17
dc.description.abstractThe frequency synthesizer, which performs the main role of carrier generation for the down-conversion/up-conversion operations, is a key building block in radio transceiver front-ends. The design of a synthesizer for a 2.4 GHz IEEE 802.15.4/Zigbee transceiver forms the core of this work. This thesis provides a step-by-step procedure for the design of a frequency synthesizer in a transceiver environment, from the mapping of standard-specifications to its integrated circuit implementation in a CMOS technology. The results show that careful system level planning leads to high-performance realizations of the synthesizer. A strategy of using different supply voltages to enhance the performance of each building block is discussed. A section is presented on layout and board level issues, especially for radio-frequency systems, and their effect on synthesizer performance. The synthesizer consumes 15.5 mW and meets the specifications of the 2.4 GHz IEEE 802.15.4/Zigbee standard. It is capable of 5 GHz operation with a VCO sensitivity of 135 MHz/V and a tuning range of 700 MHz. It can be seen that the adopted methodology can be used for the design of high-performance frequency synthesizers for any narrow-band wireless standard.
dc.identifier.urihttp://hdl.handle.net/1969.1/5898
dc.language.isoen_US
dc.publisherTexas A&M University
dc.subjectWireless Standards
dc.subjectZigbee
dc.subjectTransceiver
dc.subjectVCO
dc.subjectPLL
dc.subjectFrequency Synthesizer
dc.titleDesign and implementation of a frequency synthesizer for an IEEE 802.15.4/Zigbee transceiver
dc.typeBook
dc.typeThesis

Files