Automatic workload synthesis for early design studies and performance model validation
| dc.contributor.advisor | John, Lizy Kurian | en |
| dc.creator | Bell, Robert Henry | en |
| dc.date.accessioned | 2008-08-28T22:46:45Z | en |
| dc.date.accessioned | 2017-05-11T22:17:11Z | |
| dc.date.available | 2008-08-28T22:46:45Z | en |
| dc.date.available | 2017-05-11T22:17:11Z | |
| dc.date.issued | 2005 | en |
| dc.description | text | en |
| dc.description.abstract | Computer designers rely on simulation systems to assess the performance of their designs before the design is transferred to silicon and manufactured. Simulators are used in early design studies to obtain projections of performance and power over a large space of potential designs. Modern simulation systems can be four orders of magnitude slower than native hardware execution. At the same time, the numbers of applications and their dynamic instruction counts have expanded dramatically. In addition, simulation systems need to be validated against cycle-accurate models to ensure accurate performance projections. In prior work, long running applications are used for early design studies while hand-coded microbenchmarks are used for performance model validation. One proposed solution for early design studies is statistical simulation, in which statistics from the workload characterization of an executing application are used to create a synthetic instruction trace that is executed on a fast performance simulator. In prior work, workload statistics are collected as average behaviors based on instruction types. In the present research, statistics are collected at the granularity of the basic block. This improves the simulation accuracy of individual instructions. The basic block statistics form a statistical flow graph that provides a reduced representation of the application. The synthetic trace generated from a traversal of the flow graph is combined with memory access models, branching models and novel program synthesis techniques to automatically create executable code that is useful for performance model validation. Runtimes for the synthetic versions of the SPEC CPU, STREAM, TPC-C and Java applications are orders of magnitude faster than the runtimes of the original applications with performance and power dissipation correlating to within 2.4% and 6.4%, respectively, on average. The synthetic codes are portable to a variety of platforms, permitting validations between diverse models and hardware. Synthetic workload characteristics can easily be modified to model different or future workloads. The use of statistics abstracts proprietary code, encouraging code sharing between industry and academia. The significantly reduced execution times consolidate the traditionally disparate workloads used for early design studies and model validation. | |
| dc.description.department | Electrical and Computer Engineering | en |
| dc.format.medium | electronic | en |
| dc.identifier | b61207639 | en |
| dc.identifier.oclc | 71313600 | en |
| dc.identifier.uri | http://hdl.handle.net/2152/2392 | en |
| dc.language.iso | eng | en |
| dc.rights | Copyright is held by the author. Presentation of this material on the Libraries' web site by University Libraries, The University of Texas at Austin was made possible under a limited license grant from the author who has retained all copyrights in the works. | en |
| dc.subject.lcsh | Computer networks--Workload | en |
| dc.subject.lcsh | System design | en |
| dc.title | Automatic workload synthesis for early design studies and performance model validation | en |
| dc.type.genre | Thesis | en |