A PLL Design Based on a Standing Wave Resonant Oscillator
| dc.contributor | Khatri, Sunil P. | |
| dc.creator | Karkala, Vinay | |
| dc.date.accessioned | 2011-10-21T22:03:34Z | |
| dc.date.accessioned | 2011-10-22T07:13:22Z | |
| dc.date.accessioned | 2017-04-07T19:58:53Z | |
| dc.date.available | 2011-10-21T22:03:34Z | |
| dc.date.available | 2011-10-22T07:13:22Z | |
| dc.date.available | 2017-04-07T19:58:53Z | |
| dc.date.created | 2010-08 | |
| dc.date.issued | 2011-10-21 | |
| dc.description.abstract | In this thesis, we present a new continuously variable high frequency standing wave oscillator and demonstrate its use in generating the phase locked clock signal of a digital IC. The ring based standing wave resonant oscillator is implemented with a plurality of wires connected in a mobius configuration, with a cross coupled inverter pair connected across the wires. The oscillation frequency can be modulated by coarse and fine tuning. Coarse modification is achieved by altering the number of wires in the ring that participate in the oscillation, by driving a digital word to a set of passgates which are connected to each wire in the ring. Fine tuning of the oscillation frequency is achieved by varying the body bias voltage of both the PMOS transistors in the cross coupled inverter pair which sustains the oscillations in the resonant ring. We validated our PLL design in a 90nm process technology. 3D parasitic RLCs for our oscillator ring were extracted with skin effect accounted for. Our PLL provides a frequency locking range from 6 GHz to 9 GHz, with a center frequency of 7.5 GHz. The oscillator alone consumes about 25 mW of power, and the complete PLL consumes a power of 28.5 mW. The observed jitter of the PLL is 2.56 percent. These numbers are significant improvements over the prior art in standing wave based PLLs. | |
| dc.identifier.uri | http://hdl.handle.net/1969.1/ETD-TAMU-2010-08-8546 | |
| dc.language.iso | en_US | |
| dc.subject | Voltage Controlled Oscillator | |
| dc.subject | VCO | |
| dc.subject | Phase Locked Loop | |
| dc.subject | PLL | |
| dc.subject | Standing Wave Resonant Oscillator | |
| dc.subject | Traveling Wave Resonant Oscillator | |
| dc.subject | Fine Tuning | |
| dc.subject | Coarse Tuning | |
| dc.subject | Transmission line | |
| dc.subject | Parasitic Extraction | |
| dc.subject | Locking Range | |
| dc.subject | Clock distribution | |
| dc.title | A PLL Design Based on a Standing Wave Resonant Oscillator | |
| dc.type | Thesis |