FPGA implementation for the VIDAR system

Simple item page
dc.creatorKrishnamurthy, Senthil Raman
dc.date.accessioned2016-11-14T23:08:48Z
dc.date.available2011-02-18T23:13:37Z
dc.date.available2016-11-14T23:08:48Z
dc.date.issued2004-12
dc.degree.departmentElectrical Engineeringen_US
dc.description.abstractNot available
dc.format.mimetypeapplication/pdf
dc.identifier.urihttp://hdl.handle.net/2346/19629en_US
dc.language.isoeng
dc.publisherTexas Tech Universityen_US
dc.rights.availabilityUnrestricted.
dc.subjectVHDL (Computer hardware description language)en_US
dc.subjectTelevision -- Transmitters and transmissionen_US
dc.titleFPGA implementation for the VIDAR system
dc.typeThesis

Files

Collections

Texas Tech University