Browsing by Subject "FPGA."
Now showing 1 - 2 of 2
Results Per Page
Sort Options
Item Accelerating path planning algorithms with high level synthesis tools and FPGAs.(2013-05-15) Trower, John W.; Duren, Russell Walker.; Electrical and Computer Engineering.; Baylor University. Dept. of Electrical and Computer Engineering.Accelerating path planning algorithms with field programmable gate arrays (FPGA) allows the designer to achieve significant performance increases over using a traditional central processing unit (CPU). Converting an algorithm to run on an FPGA is a complicated and time consuming process. This thesis develops and verifies a design framework that demonstrates how to design a path planning algorithm in a high level language, then convert the algorithm into hardware description languages using high level synthesis tools. This design framework will be used to demonstrate the acceleration of a genetic algorithm.Item Increased computation using parallel FPGA architectures.(2011-01-05T19:37:14Z) Dark, Stephen L.; Duren, Russell Walker.; Engineering.; Baylor University. Dept. of Electrical and Computer Engineering.Two ways to improve algorithm performance in hardware are increasing the speed of each operation, or performing multiple operations simultaneously. However, the percent speed-up for the latter depends upon not only system constraints but also design decisions. When using multiple FPGAs as the implementation target, creating an optimal configuration requires the designer to be aware of many potential issues. A neural network inversion case study is presented in order to give future FPGA algorithm designers insight into the possible problems arising from parallel FPGA implementations. Initial work is performed implementing a large Neural Network and finding its inversion via Particle Swarm Optimization on a single FPGA. This algorithm is later broken up and performed in parallel with multiple FPGAs using several strategies on various hardware and software architectures. At the end, a discussion of the potential issues that arose during these implementations is presented along with some generalized guidelines.