Sun, Nan2014-04-152017-05-112017-05-112013-12December 2http://hdl.handle.net/2152/24011textThe Successive Approximation Register (SAR) Analog to Digital Converter (ADC) is power efficient and operates at moderate resolution. However, the conversion speed is limited by settling time and control logic constraints. This report investigates a flip-flop bypass technique to reduce the required conversion time. A conventional design and flip-flop bypass design are simulated using a 0.18[micrometer] CMOS process. Background and design of the control logic, comparator, capacitive array, and switches for implementing the SAR ADCs is presented with the emphasis on optimizing for conversion speed.application/pdfSARSuccessive Approximation RegisterADCFlip-flop bypassThesis2014-04-15