Unrestricted.2016-11-142011-02-182016-11-142006-08http://hdl.handle.net/2346/10493This thesis describes the design, simulation and ASIC implementation of a protocol controller for the Controller Area Network (CAN) 2.0A multi-master serial communication protocol. The CAN Controller designed will function as the interface between an application and the actual CAN bus. The RTL based design is implemented using Verilog HDL. Physical realizations of the design are obtained with Magma tools. Logic Equivalence is verified using Cadence Verplex. Simulations are made at each level to verify the implementations. The system was implemented in TSMC 0.13ìm CMOS six metal process.application/pdfengBus arbitrationError confinementThesis