Test plan generation technique for complex integrated circuits