Efficient algorithms for gate matrix layout

Date

1988-05

Authors

Journal Title

Journal ISSN

Volume Title

Publisher

Texas Tech University

Abstract

Not available

Description

Keywords

Metal oxide semiconductors, Complementary, Integrated circuits -- Very large scale integration, Computer-aided design, Gate array circuits

Citation

URI

http://hdl.handle.net/2346/9639

Collections

Texas Tech University