Show simple item record

dc.degree.departmentElectrical and Computer Engineeringen_US
dc.rights.availabilityUnrestricted.
dc.creatorHuang, Xiaofan
dc.date.accessioned2016-11-14T23:10:53Z
dc.date.available2011-02-19T00:42:57Z
dc.date.available2016-11-14T23:10:53Z
dc.date.issued1996-12
dc.identifier.urihttp://hdl.handle.net/2346/22031en_US
dc.description.abstractReal time digital image and video signal processing have developed rapidly in the past few decades. Nonlinear fikering is an important tool in this field. Order statistics filter is one of the most popular families of nonlinear fikers. It is applied universally in image enhancement, image edge detection, code error detection and correction. An VLSI implementation for real time image filtering is presented in this thesis. To achieve good filtering effects, the designed chip combines adaptive two-dimensional order statistics filters. The adaptive filter can remove high density impulsive noise as well as the combination of Gaussian noise and impulsive noise. It provides good compromise between suppression noises and image details preservation. This chip is based on two levels Bacher's odd/even sorting network. To achieve high throughput, the VLSI implemented employs running window, highly pipelining structure and two-phase non-overlapping clocking strategy. Clock rate up to 50 MHz can be achieved and the throughput is 50/8 M samples per second for 8-bit signal. Implementation was optimized by reducing area expense and latency time.
dc.format.mimetypeapplication/pdf
dc.language.isoeng
dc.publisherTexas Tech Universityen_US
dc.subjectIntegrated circuitsen_US
dc.subjectAdaptaive filtersen_US
dc.subjectImage processingen_US
dc.titleVLSI implementation of digital adaptive nonlinear filter for image processing
dc.typeThesis


Files in this item

FilesSizeFormatView

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record