Accelerating path planning algorithms with high level synthesis tools and FPGAs.
Date
2013-05-15
Authors
Trower, John W.
Journal Title
Journal ISSN
Volume Title
Publisher
Abstract
Accelerating path planning algorithms with field programmable gate arrays (FPGA) allows the designer to achieve significant performance increases over using a traditional central processing unit (CPU). Converting an algorithm to run on an FPGA is a complicated and time consuming process. This thesis develops and verifies a design framework that demonstrates how to design a path planning algorithm in a high level language, then convert the algorithm into hardware description languages using high level synthesis tools. This design framework will be used to demonstrate the acceleration of a genetic algorithm.