Show simple item record

dc.contributorKhatri, Sunil P.
dc.creatorKarkala, Vinay
dc.description.abstractIn this thesis, we present a new continuously variable high frequency standing wave oscillator and demonstrate its use in generating the phase locked clock signal of a digital IC. The ring based standing wave resonant oscillator is implemented with a plurality of wires connected in a mobius configuration, with a cross coupled inverter pair connected across the wires. The oscillation frequency can be modulated by coarse and fine tuning. Coarse modification is achieved by altering the number of wires in the ring that participate in the oscillation, by driving a digital word to a set of passgates which are connected to each wire in the ring. Fine tuning of the oscillation frequency is achieved by varying the body bias voltage of both the PMOS transistors in the cross coupled inverter pair which sustains the oscillations in the resonant ring. We validated our PLL design in a 90nm process technology. 3D parasitic RLCs for our oscillator ring were extracted with skin effect accounted for. Our PLL provides a frequency locking range from 6 GHz to 9 GHz, with a center frequency of 7.5 GHz. The oscillator alone consumes about 25 mW of power, and the complete PLL consumes a power of 28.5 mW. The observed jitter of the PLL is 2.56 percent. These numbers are significant improvements over the prior art in standing wave based PLLs.
dc.subjectVoltage Controlled Oscillator
dc.subjectPhase Locked Loop
dc.subjectStanding Wave Resonant Oscillator
dc.subjectTraveling Wave Resonant Oscillator
dc.subjectFine Tuning
dc.subjectCoarse Tuning
dc.subjectTransmission line
dc.subjectParasitic Extraction
dc.subjectLocking Range
dc.subjectClock distribution
dc.titleA PLL Design Based on a Standing Wave Resonant Oscillator

Files in this item


There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record